

# **UNIT-I :NUMBER SYSTEMS AND DIGITAL LOGIC FAMILIES**

A digital system can understand positional number system only where there are a few symbols called digits and these symbols represent different values depending on the position they occupy in the number

A value of each digit in a number can be determined using

The digit •

The position of the digit in the number •

.)The base of the number system (where base is defined as the total number of digits available in the number system •

## **Decimal Number System**

The number system that we use in our day-to-day life is the decimal number system. Decimal number system has base 10 as it uses 10 digits from 0 to 9. In decimal number system, the successive positions to the left of the decimal point represents units, tens, hundreds, thousands and so on

Each position represents a specific power of the base (10). For example, the decimal number 1234 consists of the digit 4 in the units position, 3 in the tens position, 2 in the hundreds position, and 1 in the thousands position, and its value can be written as

$$\begin{aligned} & (1 \times 10^0) + (2 \times 10^1) + (3 \times 10^2) + (4 \times 10^3) \\ & (1 \times 10_3) + (2 \times 10_2) + (3 \times 10_1) + (4 \times 10^0 \times 1) \\ & 1 + 30 + 200 + 1000 \\ & 1234 \end{aligned}$$

As a computer programmer or an IT professional, you should understand the following number systems which are frequently used in computers

## **S.N. Number System & Description**

### **Binary Number System**

‘1

Base 2. Digits used: 0, 1

### **Octal Number System**

2

Base 8. Digits used: 0 to 7

### **Hexa Decimal Number System 3**

Base 16. Digits used: 0 to 9, Letters used: A- F

### **Binary Number System**

## Characteristics

- Uses two digits, 0 and 1.
- Also called base 2 number system
- Each position in a binary number represents a 0 power of the base (2). Example:  $2^0$
- Last position in a binary number represents an x power of the base (2). Example:  $2^x$  where x represents the last position - 1.

## Example

Binary Number:  $10101_2$

Calculating Decimal Equivalent –

Step	Binary Number	Decimal Number
Step 1	$10101_2$	$((1 \times 2^4) + (0 \times 2^3) + (1 \times 2^2) + (0 \times 2^1) + (1 \times 2^0))_{10}$
Step 2	$10101_2$	$(16 + 0 + 4 + 0 + 1)_{10}$
Step 3	$10101_2$	$21_{10}$

**Note:**  $10101_2$  is normally written as 10101.

## Octal Number System

### Characteristics

- Uses eight digits, 0,1,2,3,4,5,6,7.
- Also called base 8 number system
- Each position in an octal number represents a 0 power of the base (8). Example:  $8^0$
- Last position in an octal number represents an x power of the base (8). Example:  $8^x$  where x represents the last position - 1.

## Example

Octal Number –  $12570_8$

Calculating Decimal Equivalent –

Step	Octal Number	Decimal Number
Step 1	$12570_8$	$((1 \times 8^4) + (2 \times 8^3) + (5 \times 8^2) + (7 \times 8^1) + (0 \times 8^0))_{10}$
Step 2	$12570_8$	$(4096 + 1024 + 320 + 56 + 0)_{10}$
Step 3	$12570_8$	$5496_{10}$

**Note:**  $12570_8$  is normally written as 12570.

## Hexadecimal Number System

### Characteristics

- Uses 10 digits and 6 letters, 0,1,2,3,4,5,6,7,8,9,A,B,C,D,E,F.
- Letters represents numbers starting from 10. A = 10, B = 11, C = 12, D = 13, E = 14, F = 15.
- Also called base 16 number system.
- Each position in a hexadecimal number represents a 0 power of the base (16). Example  $16^0$ .
- Last position in a hexadecimal number represents an x power of the base (16). Example  $16^x$  where x represents the last position - 1.

### Example –

Hexadecimal Number: 19FDE<sub>16</sub>

Calculating Decimal Equivalent –

Step	Hexadecimal Number	Decimal Number
Step 1	19FDE <sub>16</sub>	$((1 \times 16^4) + (9 \times 16^3) + (F \times 16^2) + (D \times 16^1) + (E \times 16^0))_{10}$
Step 2	19FDE <sub>16</sub>	$((1 \times 16^4) + (9 \times 16^3) + (15 \times 16^2) + (13 \times 16^1) + (14 \times 16^0))_{10}$
Step 3	19FDE <sub>16</sub>	$(65536 + 36864 + 3840 + 208 + 14)_{10}$
Step 4	19FDE <sub>16</sub>	106462 <sub>10</sub>

There are many methods or techniques which can be used to convert numbers from one base to another. We'll demonstrate here the following –

- Decimal to Other Base System
- Other Base System to Decimal
- Other Base System to Non-Decimal
- Shortcut method – Binary to Octal
- Shortcut method – Octal to Binary
- Shortcut method – Binary to Hexadecimal
- Shortcut method – Hexadecimal to Binary

### Decimal to Other Base System

#### Steps

- **Step 1** – Divide the decimal number to be converted by the value of the new base.
- **Step 2** – Get the remainder from Step 1 as the rightmost digit (least significant digit) of new base number.
- **Step 3** – Divide the quotient of the previous divide by the new base.

- **Step 4** – Record the remainder from Step 3 as the next digit (to the left) of the new base number.

Repeat Steps 3 and 4, getting remainders from right to left, until the quotient becomes zero in Step 3.

The last remainder thus obtained will be the Most Significant Digit (MSD) of the new base number.

**Example –**

Decimal Number:  $29_{10}$

Calculating Binary Equivalent –

**Step Operation Result Remainder**

Step 1	$29 / 2$	14	1
Step 2	$14 / 2$	7	0
Step 3	$7 / 2$	3	1
Step 4	$3 / 2$	1	1
Step 5	$1 / 2$	0	1

As mentioned in Steps 2 and 4, the remainders have to be arranged in the reverse order so that the first remainder becomes the Least Significant Digit (LSD) and the last remainder becomes the Most Significant Digit (MSD).

Decimal Number –  $29_{10}$  = Binary Number –  $11101_2$ .

**Other Base System to Decimal System**

Steps

- **Step 1** – Determine the column (positional) value of each digit (this depends on the position of the digit and the base of the number system).
- **Step 2** – Multiply the obtained column values (in Step 1) by the digits in the corresponding columns.
- **Step 3** – Sum the products calculated in Step 2. The total is the equivalent value in decimal.

**Example**

Binary Number –  $11101_2$

Calculating Decimal Equivalent –

Step	Binary Number	Decimal Number
Step 1	$11101_2$	$((1 \times 2^4) + (1 \times 2^3) + (1 \times 2^2) + (0 \times 2^1) + (1 \times 2^0))_{10}$
Step 2	$11101_2$	$(16 + 8 + 4 + 0 + 1)_{10}$
Step 3	$11101_2$	$29_{10}$

Binary Number –  $11101_2$  = Decimal Number –  $29_{10}$

### Other Base System to Non-Decimal System

Steps

- **Step 1** – Convert the original number to a decimal number (base 10).
- **Step 2** – Convert the decimal number so obtained to the new base number.

### Example

Octal Number –  $25_8$

Calculating Binary Equivalent –

#### Step 1 – Convert to Decimal

Step	Octal Number	Decimal Number
Step 1	$25_8$	$((2 \times 8^1) + (5 \times 8^0))_{10}$
Step 2	$25_8$	$(16 + 5)_{10}$
Step 3	$25_8$	$21_{10}$

Octal Number –  $25_8$  = Decimal Number –  $21_{10}$

#### Step 2 – Convert Decimal to Binary

Step	Operation	Result	Remainder
Step 1	$21 / 2$	10	1
Step 2	$10 / 2$	5	0
Step 3	$5 / 2$	2	1
Step 4	$2 / 2$	1	0
Step 5	$1 / 2$	0	1

Decimal Number –  $21_{10}$  = Binary Number –  $10101_2$

Octal Number –  $25_8$  = Binary Number –  $10101_2$

### Shortcut method - Binary to Octal

Steps

- **Step 1** – Divide the binary digits into groups of three (starting from the right).
- **Step 2** – Convert each group of three binary digits to one octal digit.

### Example

Binary Number –  $10101_2$

Calculating Octal Equivalent –

Step	Binary Number	Octal Number
Step 1	$10101_2$	$010\ 101$
Step 2	$10101_2$	$2_8\ 5_8$
Step 3	$10101_2$	$25_8$

Binary Number –  $10101_2$  = Octal Number –  $25_8$

### Shortcut method - Octal to Binary

Steps

- **Step 1** – Convert each octal digit to a 3 digit binary number (the octal digits may be treated as decimal for this conversion).
- **Step 2** – Combine all the resulting binary groups (of 3 digits each) into a single binary number.

### Example

Octal Number –  $25_8$

Calculating Binary Equivalent –

Step	Octal Number	Binary Number
Step 1	$25_8$	$2_{10}\ 5_{10}$
Step 2	$25_8$	$010_2\ 101_2$
Step 3	$25_8$	$010101_2$

Octal Number –  $25_8$  = Binary Number –  $10101_2$

### Shortcut method - Binary to Hexadecimal

Steps

- **Step 1** – Divide the binary digits into groups of four (starting from the right).
- **Step 2** – Convert each group of four binary digits to one hexadecimal symbol.

### Example

Binary Number –  $10101_2$

Calculating hexadecimal Equivalent –

Step	Binary Number	Hexadecimal Number
Step 1	$10101_2$	$0001\ 0101$
Step 2	$10101_2$	$1_{10}\ 5_{10}$
Step 3	$10101_2$	$15_{16}$

Binary Number –  $10101_2$  = Hexadecimal Number –  $15_{16}$

### Hexadecimal to Binary

Steps

- **Step 1** – Convert each hexadecimal digit to a 4 digit binary number (the hexadecimal digits may be treated as decimal for this conversion).
- **Step 2** – Combine all the resulting binary groups (of 4 digits each) into a single binary number.

### Example

Hexadecimal Number –  $15_{16}$

Calculating Binary Equivalent –

Step	Hexadecimal Number	Binary Number
Step 1	$15_{16}$	$1_{10}\ 5_{10}$
Step 2	$15_{16}$	$0001_2\ 0101_2$
Step 3	$15_{16}$	$00010101_2$

In the coding, when numbers, letters or words are represented by a specific group of symbols, it is said that the number, letter or word is being encoded. The group of symbols is called as a code. The digital data is represented, stored and transmitted as group of binary bits. This group is also called as **binary code**. The binary code is represented by the number as well as alphanumeric letter.

### Advantages of Binary Code

Following is the list of advantages that binary code offers.

- Binary codes are suitable for the computer applications.
- Binary codes are suitable for the digital communications.
- Binary codes make the analysis and designing of digital circuits if we use the binary codes.
- Since only 0 & 1 are being used, implementation becomes easy.


### Classification of binary codes

The codes are broadly categorized into following four categories.

- Weighted Codes
- Non-Weighted Codes
- Binary Coded Decimal Code
- Alphanumeric Codes
- Error Detecting Codes
- Error Correcting Codes

### Weighted Codes

Weighted binary codes are those binary codes which obey the positional weight principle. Each position of the number represents a specific weight. Several systems of the codes are used to express the decimal digits 0 through 9. In these codes each decimal digit is represented by a group of four bits.




### Non-Weighted Codes

In this type of binary codes, the positional weights are not assigned. The examples of non-weighted codes are Excess-3 code and Gray code.

### Excess-3 code

The Excess-3 code is also called as XS-3 code. It is non-weighted code used to express decimal numbers. The Excess-3 code words are derived from the 8421 BCD code words adding  $(0011)_2$  or  $(3)_{10}$  to each code word in 8421. The excess-3 codes are obtained as follows –



### Example

Decimal	BCD				Excess-3			
	8	4	2	1	BCD + 0011			
0	0	0	0	0	0	0	1	1
1	0	0	0	1	0	1	0	0
2	0	0	1	0	0	1	0	1
3	0	0	1	1	0	1	1	0
4	0	1	0	0	0	1	1	1
5	0	1	0	1	1	0	0	0
6	0	1	1	0	1	0	0	1
7	0	1	1	1	1	0	1	0
8	1	0	0	0	1	0	1	1
9	1	0	0	1	1	1	0	0

### Gray Code

It is the non-weighted code and it is not arithmetic codes. That means there are no specific weights assigned to the bit position. It has a very special feature that, only one bit will change each time the decimal number is incremented as shown in fig. As only one bit changes at a time, the gray code is called as a unit distance code. The gray code is a cyclic code. Gray code cannot be used for arithmetic operation.

Decimal	BCD	Gray
0	0 0 0 0	0 0 0 0
1	0 0 0 1	0 0 0 1
2	0 0 1 0	0 0 1 1
3	0 0 1 1	0 0 1 0
4	0 1 0 0	0 1 1 0
5	0 1 0 1	0 1 1 1
6	0 1 1 0	0 1 0 1
7	0 1 1 1	0 1 0 0
8	1 0 0 0	1 1 0 0
9	1 0 0 1	1 1 0 1

### Application of Gray code

- Gray code is popularly used in the shaft position encoders.
- A shaft position encoder produces a code word which represents the angular position of the shaft.

### Binary Coded Decimal (BCD) code

In this code each decimal digit is represented by a 4-bit binary number. BCD is a way to express each of the decimal digits with a binary code. In the BCD, with four bits we can represent sixteen numbers (0000 to 1111). But in BCD code only first ten of these are used (0000 to 1001). The remaining six code combinations i.e. 1010 to 1111 are invalid in BCD.

Decimal	0	1	2	3	4	5	6	7	8	9
BCD	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001

### Advantages of BCD Codes

- It is very similar to decimal system.
- We need to remember binary equivalent of decimal numbers 0 to 9 only.

### Disadvantages of BCD Codes

- The addition and subtraction of BCD have different rules.
- The BCD arithmetic is little more complicated.

- BCD needs more number of bits than binary to represent the decimal number. So BCD is less efficient than binary.

## Alphanumeric codes

A binary digit or bit can represent only two symbols as it has only two states '0' or '1'. But this is not enough for communication between two computers because we need many more symbols for communication. These symbols are required to represent 26 alphabets with capital and small letters, numbers from 0 to 9, punctuation marks and other symbols.

The alphanumeric codes are the codes that represent numbers and alphabetic characters. Mostly such codes also represent other characters such as symbol and various instructions necessary for conveying information. An alphanumeric code should at least represent 10 digits and 26 letters of alphabet i.e. total 36 items. The following three alphanumeric codes are very commonly used for the data representation.

- American Standard Code for Information Interchange (ASCII).
- Extended Binary Coded Decimal Interchange Code (EBCDIC).
- Five bit Baudot Code.

ASCII code is a 7-bit code whereas EBCDIC is an 8-bit code. ASCII code is more commonly used worldwide while EBCDIC is used primarily in large IBM computers.

## Error Codes


There are binary code techniques available to detect and correct data during data transmission.

Error Code	Description
<a href="#">Error Detection and Correction</a>	Error detection and correction code techniques

## TTL:

The most commonly used logic family called the transistor –transistor logic, has the faster switching speed when compared to other logic families that utilize saturated transistors.

### TTL NAND gate:




### Circuit operation:

The output is taken from the collector of Q4. Each emitter of Q1 act as a diode. When either of Q1 act as a Diode. When either or all inputs (A,B,C) are at 0 V, (logic 0), the corresponding emitter-base junction of Q1 is forward biased. The value of Rb is selected so as to ensure that Q1 is turn ON. However the value of current  $ib_2$  flowing through the base of Q2 reduces the potential at the base of Q2. and hence transistor Q2 and Q3 are cut-off so that the output voltage is at  $V_{cc}$ (logic 1). If all the inputs are high (logic 1), the E-B junction of Q1 is reverse biased.hence Q1 is switched off. And Q2 is turned ON and the drop across R2 is sufficient to forward bias the EB junction of Q4. Thereby turning Q4 ON. Hence the output at its collector is low(logic 0). The function of Diode D is to prevent both Q3 and Q4 from being ON simultaneously.

### ECL (Emitter Couple Logic) :

Emitter couple logic (ECL) is a current mode logic (CML) or non-saturated digital logic family, which eliminates the turn off delay of saturated transistor by operating in the active mode. At present, the ECL logic family has the fastest switching speed among the commercially available digital IC's. The propagation delay time of a typical ECL gate is 1 ns.

### ECL - OR/NOR gate:




The basic circuit of ECL is a different amplifier as shown in fig. The VEE supply produces a fixed current  $I_E$ , which remains around 3 mA during normal operation. This current is allowed to flow through Q1 or Q2, depending on the voltage level at  $V_{in}$ . In other words, these current switches between the collectors of Q1 and Q2 as  $V_{in}$  switches between its two logic levels of - 1.7 V. If both inputs A and B are low, then both transistors Q & Q1 are off. While Q2 is the active region and its collector is in a LOW state.

If either A or B is HIGH, then according to either Q or Q1 conducts and the transistor Q2 is switched off, resulting in high state at its collector.

### CMOS (Complementary metal oxide semiconductor Logic)

CMOS inverter:



Operation:


When  $V_{in}$  is low,  $Q2$  is cut off

$Q1$  is ON , output is high

When  $V_{in}$  is high  $Q2$  is ON

$Q1$  is turn OFF, output is Low

CMOS NAND Gate:



Operation:

If both input is High, both P channel transistor turned off and boths „n“ channel transistors turned ON. The output has a low impedance to ground and produces a low state.

If any input is low, the associated n-channel transisitor is turned off. And the associated p-channel transisitor is turned ON. The output is coupled to VDD and goes to the HIGH state.

To produce the positive AND function the output of the CMOS NAND gate can be connected to a CMOS inverter.

## **UNIT II**

### **BOOLEAN ALGEBRA AND COMBINATIONAL CIRCUITS**

#### **Boolean Algebra:**

Properties of Boolean algebra:

commutative property:

$$A+B=B+A$$

$$A \cdot B = B \cdot A$$

#### **Associative property:**

$$A+(B+C) = (A+B)+C$$

$$A \cdot (B \cdot C) = (A \cdot B) \cdot C$$

#### **Distributive property:**

$$A \cdot BC = (A \cdot B)(A \cdot C)$$

$$A \cdot (B+C) = A \cdot B + A \cdot C$$

#### **Absorption laws:**

$$A+AB = A$$

$$A \cdot (A+B)$$

$$A+A''B = A+B$$

$$A \cdot (A''+B) = AB$$

### **Consensus Laws:**

$$AB + A''C + BC = AB + A''C$$

$$(A+B)(A''+C)(B+C) = (A+B)(A''+C)$$

other laws of Boolean algebra:

$$A+0 = A \quad A \cdot 1 = A$$

$$A+1=1 \quad A \cdot 0=0$$

$$A+A=A \quad A \cdot A=A$$

$$A+A''=1 \quad A \cdot A''=0$$

$$A'''=A \quad A''''=A$$

### **Principle of duality:**

From the above properties and laws of Boolean algebra, it is evident that they are grouped in pairs. One expression can be obtained from the other in each pair by replacing every 0 with 1, every 1 with 0, every + with . every . with +. Any pair of expression satisfying this property is called dual expression. This characteristics of Boolean algebra is called the principles of duality.

### **De-Morgan's theorem:**

$$(AB)''=A''+B''$$

The complement of a product is equal to the sum of the compliments.

$$(A+B)''= A'' \cdot B''$$

The complement of a sum is equal to the product of the complements.

A	B	$A''$	$B''$	$A+B$	$A \cdot B$	$(A+B)''$	$(A \cdot B)''$	$A'' \cdot B''$	$A''+B''$
0	0	1	1	0	0	1	1	1	1
0	1	1	0	1	0	0	1	0	1
1	0	0	1	1	0	0	1	0	1
1	1	0	0	1	1	0	0	0	0

**Truth table:**

### SWITCHING FUNCTIONS AND SIMPLIFICATION USING K-MAP:

#### SUM OF PRODUCT FORM:

The word sum and product are derived from the symbolic representation of the OR and AND function by + and .(addition and multiplication), respectively. The SOP is a group of product terms OR ed together.

Ex.

$$F(A,B,C) = ABC + AB''C$$

$$F(P,Q,R,S) = PQ + QR$$

#### PRODUCT OF SUM FORM:

The product of sum is any group of sum terms AND ed together.

Ex.

$$1. F(A,B,C) = (A+B).(B+C)$$

#### MINTERMS AND MAXTERMS:

VARIABLES			MINTERMS	MAXTERMS
A	B	C	$m_i$	$M_i$
0	0	0	$A''B''C'' = m_0$	$A+B+C$
0	0	1	$A''B''C = m_1$	$A+B+C''$
0	1	0	$A''BC = m_2$	$A+B''+C$
0	1	1	$A''BC = m_3$	$A+B''+C''$
1	0	0	$AB''C'' = m_4$	$A''+B+C$
1	0	1	$AB''C = m_5$	$A''+B+C''$
1	1	0	$ABC'' = m_6$	$A''+B''+C$
1	1	1	$ABC = m_7$	$A''+B''+C''$

Examples:

$$F(A,B,C) = A''B''C'' + A''B''C + A''BC''$$

$$= m_0 + m_1 + m_2$$

$$= \sum m(0,1,2)$$

$$F(A,B,C) = (A'' + B'' + C'').(A + B + C).(A + B + C'')$$

$$= M7.M0.M1$$

$$= \prod m(0,1,7)$$

$\sum \rightarrow$  Denotes sum of product while

$\prod \rightarrow$  Denotes product of sum

Conversion between canonical forms:

Convert the following SOP expression to an equivalent POS expression.

$$A''B''C'' + A''BC'' + A''BC + AB''C + ABC$$

Solution:

The given expression as follows

$$F(A,B,C) = \sum(0,2,3,5,7)$$

$$F'' = \sum(1,4,6) = m_1 + m_4 + m_6$$

$$F = (m_1 + m_4 + m_6)''$$

$$F = m_1'' + m_4'' + m_6''$$

$$F = M1.M4.M6$$

$$= \prod m(1,4,6).$$

## STRUCTURE OF K MAP:

TWO VARIABLE K MAP			
		A	
		0	1
B	0	0	1
	1	2	3

THREE VARIABLE K MAP							
				AB			
				00	01	11	10
		0	2	6		4	
		1	3	7		5	

FOUR VARIABLE K MAP							
				AB			
				00	01	11	10
CD	00	0	4	12	8		
	01	1	5	13	9		
	11	3	7	15	11		
	10	2	6	14		10	

## EXAMPLE 1


Simplify the following function using K map for 4 variables a,b,c,d.

		AB	00	01	11	10
		CD	00	01	11	10
			0	0	1	1
			1	1	1	1
			1	1	0	0
			0	0	0	0

$$Y = AC + AD$$

## EX:2


Simplify the expression using  $Y = \sum m(7,9,10,11,12,13,14,15)$  using k map method



$$Y = AB + AD + AC + BCD$$

### EXAMPLE:

$Y = \Pi(0,1,4,5,6,8,9,12,13,14)$  Using the k map method.




$$Y = C(B'' + D)$$

### EXAMPLE:

Simplify the following using k map method


$$Y = \sum m(3, 6, 7, 8, 10, 12, 14, 17, 19, 20, 21, 24, 25, 27, 28)$$



$$Y = BDE'' + AC''E + A''BE'' + AB''CD'' + A''B''CD + A''B''DE$$

#### Don't care combination:


Ex. Simplify the Boolean function  $F(A,B,C,D) = \sum m(1, 3, 7, 11, 15) + \sum d(0, 2, 4)$



$$Y = A''B'' + CD$$

**Example:**

Using the K-map method, simplify the following Boolean function and obtain (i) minimal sum of products (SOP) (ii) minimal POS expression



$$\text{SOP expression: } Y = A''C + B''D''$$

$$\text{POS expression } Y = A''(C+D'') (B'' + C)$$

### QUINE-McCLUSKEY OR TABULATION METHOD OF MINIMIZATION OF LOGIC FUNCTION

**EXAMPLE:**

Find the minimal sum of products for the Boolean expression,  $f = (1, 2, 3, 7, 8, 9, 10, 11, 14, 15)$ , using Quine McCluskey method.

**Solution:**

Binary representation of minterms:

Minterms	Variables			
	A	B	C	D
1	0	0	0	0
2	0	0	0	1
3	0	0	1	1
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1
10	1	0	1	0
11	1	0	1	1
14	1	1	1	0
15	1	1	1	1

Group of minterms for different number of 1's:

Number of 1's	minterms	Variables			
		A	B	C	D
1	1	0	0	0	0
	2	0	0	0	1
	8	0	1	1	1
2	3	0	0	1	1
	9	0	1	0	1
	10	0	1	0	0
3	7	0	1	1	1
	11	1	0	1	1
	14	1	1	1	0
4	15	1	1	1	1

## 2 CELL COMBINATION:

COMBINATION	A B C D
1,3	00-1
1,9	-001
2,3	001-
2,10	-010
8,9	100-
8,10	10-0
3,7	0-11
3,11	-011
9,11	10-1
10,11	101-
10,14	1-10
7,15	-111
11,15	1-11
14,15	111-

4 cell combination

COMBINATION	A B C D
1,3,9,11	-0-1
2,3,10,11	-01-
8,9,10,11	10--
3,7,11,15	--11
10,11,14,15	1-1-

## PRIME IMPLICANT CHART:

PRIME IMPLICANTS	MINTERMS									
	1	2	3	7	8	9	10	11	14	15
(1,3,9,11)*	X		X			X		X		
(2,3,10,11)*		X	X			X	X	X		
(8,9,10,11)*					X	X	X	X		
(3,7,11,15)*			X	X				X		X
(10,11,14,15)*							X	X	X	X

$$F = B'' \cdot D + B'' \cdot C + A \cdot B'' + C \cdot D + A \cdot C$$

Combinational logic:

Digital computers and calculators consists of arithmetic and logic circuits, which contains logic gates and flip flops that add, subtract, multiply and divide binary numbers.

In Combinational logic circuit, the output at any time depends only on present input values at that time.

### Half adder:


Truth table:

A	B	sum	carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$$\text{Sum} = A''B + AB''$$

$$\text{Carry} = A \cdot B$$

Logic diagram:



## FULL ADDER:

Truth table:


A	B	CIN	SUM	CARRY
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$\text{SUM} = A \text{ xor } B \text{ xor } \text{CIN}$$

$$\text{CARRY} = AB + BC + CA$$

Logic diagram:

Full adder circuit using half adder:



## Half subtractor :


Truth table

A	B	Difference	Borrow
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

$$\text{Difference} = A \text{ xor } B$$

$$\text{Borrow} = A''B$$

Logic diagram:



## Full subtractor:


Truth table:

A	B	Bin	difference	Borrow
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

$$\text{Difference} = A \text{ xor } B \text{ xor } \text{Bin}$$

$$\text{Borrow} = A''B + BC + CA''$$

Logic diagram of full adder using half subtractor:




### Multiplexer:

The multiplexer has several data input lines and a single output line. The selection of a particular input lines is controlled by a set of selection lines.

4:1 Multiplexer:


Block diagram:



Truth table:

Data select inputs		Out put
S1	S0	Y
0	0	D0
0	1	D1
1	0	D2
1	1	D3

Logic diagram:



### Demultiplexer (Data distributors):


A demultiplexer is a logic circuit that receives information on a single line and transmits the same information over several out lines.

1:4 demultiplexer:

Truth table:

Data input	Select input		outputs			
	S0	S1	Y3	Y2	Y1	Y0
D	0	0	X	X	X	D
D	0	1	X	X	D	X
D	1	0	X	D	X	X
D	1	1	D	X	X	X

Logic diagram:




## Decoder:

A decoder is similar to demultiplexer but without any data input. In a decoder, the number of outputs is greater than the number of inputs.

## 3:8 decoder:

A 3:8 decoder has three inputs and eight outputs . the truth table and logic diagram are follows.

Truth table:



## ENCODER:

An encoder is a digital circuit that performs the inverse operation of a decoder. Hence, the opposite of the decoding process is called encoding.

An encoder is a combinational circuit that converts an active low signal into a coded output signal.


## OCTAL TO BINARY ENCODER:

$$A = D1 + D3 + D5 + D7$$

$$B = D2 + D3 + D6 + D7$$

$$C = D4 + D5 + D6 + D7$$

### LOGIC DIAGARM:



### COMPARATORS:

A magnitude comparator is a combinational circuit that compares the magnitude of two numbers (A and B) and generates one of the following output: A=B, A>B, A<B.

Single bit comparator:

Truth table:

A	B	condition
0	0	A=B
0	1	A<B
1	0	A>B
1	1	A=B


### LOGICAL EXPRESSION:

$$(A=B) = A''B'' + AB$$

$$(A < B) = A''B$$

$$(A > B) = AB''$$


Logic diagram:



### Code converters:

Code converter is a logic circuit that changes data presented in one type of binary code to another type of binary code.

4 bit Binary to gray code converter:



### TRUTH TABLE:

BINARY INPUTS	GRAY CODE OUTPUTS
B3 B2 B1 B0	G3 G2 G1 G0
0000	0000
0001	0001
0010	0011
0011	0010
0100	0110
0101	0111
0110	0101
0111	0100
1000	1100
1001	1101
1010	1111
1011	1110
1100	1010
1101	1011
1110	1001
1111	1000

From the k map,


$$G3 = B3$$

$$G2 = B3 \text{ XOR } B2$$

$$G1 = B2 \text{ XOR } B1$$

$$G0 = B1 \text{ XOR } B0$$

Logic diagram:



Gray to binary code converter:

BINARY OUTPUTS	GRAY CODE INPUTS
B3 B2 B1 B0	G3 G2 G1 G0
0000	0000
0001	0001
0010	0011
0011	0010
0100	0110
0101	0111
0110	0101
0111	0100
1000	1100
1001	1101
1010	1111
1011	1110
1100	1010
1101	1011
1110	1001
1111	1000

From the k map


$$B3 = G3$$

$$B2 = B3 \text{ XOR } G2$$

$$B1 = B2 \text{ XOR } G1$$

$$B0 = G0 \text{ XOR } B1$$

Logic diagram:




## UNIT III

### SYNCHRONOUS SEQUENTIAL CIRCUITS

#### **Sequential circuits:**

Combinational logic refers to circuits whose output is strictly depended on the present value of the inputs. As soon as inputs are changed, the information about the previous inputs is lost, that is, combinational logic circuits have no memory. In many applications, information regarding input values at a certain instant of time is required at some future time. Although every digital system is likely to have combinational circuits, most systems encountered in practice also include memory elements, which require that the system be described in terms of sequential logic. Circuits whose outputs depend not only on the present input value but also the past input value are known as sequential logic circuits. The mathematical model of a sequential circuit is usually referred to as a sequential machine.

A general block diagram of a sequential circuit is shown below.




The diagram consists of combinational circuit to which memory elements are connected to form a feedback path. The memory elements are devices capable of storing binary information within them. The combinational part of the circuit receives two sets of input signals: one is primary (coming from the circuit environment) and secondary (coming from memory elements). The particular combination of secondary y input variables at a given time is called the present state of the circuit. The secondary input variables are also known as the state variables. The block diagram shows that the external outputs in a sequential circuit are a function not only of external inputs but also of the present state of the memory y elements. The next state of the memory elements is also a function of external inputs and the present state. Thus a sequential circuit is specified by a time sequence of inputs, outputs, and internal states.

### FLIP FLOPS:

All the flip flops can be divided into SR, JK, D, T

#### SR FLIP FLOP:

Logic diagram:




Truth table:

clk	S	R	Q <sub>n</sub>	Q <sub>n+1</sub>
X	0	0	No change	
1	0	1	0	1
1	1	0	1	0
1	1	1	Forbidden state	

Characteristics equation:

$$Q_{n+1} = S + R''Q$$


State diagram:



### D FLIP FLOP:

The d flip flop has only one input called delay and two outputs  $Q, Q''$

Logic diagram:




Characteristics equation:

$$Q(n+1) = D$$

Truth table:


CLK	Input D	Output $Q_{n+1}$
1	0	0
1	1	1
0	X	No change

State diagram:



**JKFLIP FLOP:**

Logic diagram:




Characteristics equation:

$$Q(n+1) = JQ' + K'Q$$

Truth table:


clk	J	K	Q <sub>n+1</sub>	Action
X	0	0	Q <sub>n</sub>	No change
1	0	1	0	1
1	1	0	1	0
1	1	1	Q <sub>n''</sub>	Toggle

State diagram:



**TFLIP FLOP:**

Logic diagram:




Characteristics equation:

$$Q(n+1) = TQ' + T'Q$$

Truth table:

CLK	T	Q <sub>n+1</sub>
1	0	(No change) Q <sub>n</sub>
1	1	(Toggle) Q <sub>n''</sub>
0	x	(No change) Q <sub>n</sub>

State diagram:




### DESIGN OF COUNTERS:

Example:

Design a mod 7 synchronous counter USING JK FLIP FLOP

Solution:



state diagram

State table:

Present state	Next state
Q2 Q1 Q0	q2 q1 q0
000	001

001	010
010	011
011	100
100	101
101	110
110	111
111	000

Excitation table :

PS Q2 Q1 Q0	NS Q2 q1 q0	J2 K2	J1 K1	J0 K0
000	001	0 X	0 X	1 X
001	010	0 X	1 X	X 1
010	011	0 X	X 0	1 X
011	100	1 X	X 1	X 1
100	101	X 0	0 X	1 X
101	110	X 0	1 X	X 1
110	111	X 0	X 0	1 X
111	000	X 1	X 1	X 1

### KARNAUGH MAP:

		Q0	1
		00	0
		01	1
Q2	Q1	X	X
0	0	X	X

J2 map

		Q0	1
		00	0
		01	1
Q2	Q1	X	X
0	1	X	X

J1 map

		Q0	1
		00	0
		01	1
Q2	Q1	1	X
0	1	1	X

J0 map

		Q0	1
		00	0
		01	1
Q2	Q1	X	X
0	1	X	X

K2 map

		Q0	1
		00	0
		01	1
Q2	Q1	X	X
0	1	0	1

K1 map

		Q0	1
		00	0
		01	1
Q2	Q1	X	1
0	1	X	1

K0 map


From the k map

$$J0 = k0 = 1$$

$$J1 = K1 = Q0$$


$$J2 = 2 = Q1Q0$$

Logic diagram:



Analysis of synchronous sequential circuits:

Example: Derive the state table and state diagram of the following diagram.



**Solution:**

**Step 1:** Derive the Boolean expression for the given circuit.

$$D_0 = Cnt * Q_0 + Cnt * Q_0'$$

$$D_1 = Cnt' * Q_1 + Cnt * Q_1' * Q_0 + Cnt * Q_1 * Q_0'$$


**Step 2:** Converting the equation into next state expression according to the flip flop used. Here we are using D flip flop so  $Q_{n+1} = D$ ,

$$Q_0(\text{next}) = Cnt * Q_0 + Cnt * Q_0'$$

$$Q_1(\text{next}) = Cnt' * Q_1 + Cnt * Q_1' * Q_0 + Cnt * Q_1 * Q_0'$$

**Step 3:** Formulate present state next state table

PS	NS	
Q1Q0	Cnt=0	Cnt=1
00	00	01
01	01	10
10	10	11
11	11	00



State diagram.

### STATE REDUCTION:

Example: Reduce the following state table:

Present state	Next state		output X=0 X=1
	X=0	X=1	
A	B	C	10
B	F	D	00
C	D	E	11
D	F	E	01
E	A	D	00
F	B	C	10

Solution:

It can be seen from the table that the present state A and F both have the same next states, B (when  $x=0$ ) and C (when  $x=1$ ). They also produce the same output 1 (when  $x=0$ ) and 0 (when  $x=1$ ). Therefore states A and F are equivalent. Thus one of the states, A or F can be removed from the state table. For example, if we remove row F from the table and replace all F's by A's in the columns, the state table is modified as shown in Table.

Present state	Next state		output $X=0 \ X=1$
	$X=0$	$X=1$	
A	B	C	10
B	A	D	00
C	D	E	11
D	A	E	01
E	A	D	00

It is apparent that states B and E are equivalent. Removing E and replacing E's by B's. Results in the reduce table follows.

Reduced state table:

Present state	Next state		output $X=0 \ X=1$
	$X=0$	$X=1$	
A	B	C	10
B	A	D	00
C	D	B	11
D	A	B	01


### **ASYNCHRONOUS (RIPPLE OR SERIAL) COUNTER:**

The asynchronous counter is the simplest in terms of logical operation, and is therefore the easiest to design. The clock pulse is applied to the first flip flop is triggered by the output of the previous flip-flop and thus the counter has a cumulative settling time.

### **LOGIC DIAGRAM OF 4 BIT RIPPLE COUNTER:**

STATE	QD QC QB QA
0	0000
1	0001
2	0010
3	0011
4	0100
5	0101
6	0110
7	0111
8	1000
9	1001
10	1010
11	1011
12	1100
13	1101
14	1110
15	1111
0	0000

TRUTH TABLE




### Mod-number or modulus:

The above counter has 16 different states. Thus, it is a MOD-16 ripple counter. The MOD-number of a counter is the total number of states it sequences through in each complete cycle.

### SYNCHRONOUS COUNTERS:

The clock pulses are applied to all flip flop simultaneously. The speed of operation in a synchronous counter is limited by the propagation delay of control gating and a flip flop.

4 bit synchronous up-counter:




Total delay = propagation delay of one flip flop + propagation delay of AND gate

## UNIT IV

### ASYNCHRONOUS SEQUENTIAL CIRCUITS


**Block diagram of an asynchronous circuits:**



### **ANALYSIS OF ASYNCRONOUS CIRCUITS:**

Analysis of fundamental mode sequential circuits:

Consider the fundamental mode sequential circuit shown in fig. The circuit has two input variables  $I_0$  and  $I_1$  and one output variable  $Z$ . The circuit has two feedback paths which provide inputs to the gates, creating latching operation necessary to provide a sequential circuit. The feed back path also generates the state variables  $X_0$  and  $X_1$  the next state for the circuit is determined by the both the state of input variable and the state variables.



From the given sequential circuit we can have next secondary state and output equation as follows,

$$X1 = x0 \ I1 ``+ x0 \ x1 \ I0$$

$$X_0 = x_0 I_0 I_1 + X_1 I_0''$$

Z = X0 X1 I0

From these next secondary state and output equation we can construct the state table indicating present state and next state and the output. The next secondary state values are found by assigning present state values to the Boolean variables in the next secondary state equation to determine  $X_1$  and  $X_0$ . For the given input and secondary state if next secondary state does not change then the state is said to be stable.

### Transition table:

secondary state x1x0		input state I1I0			
		00	01	11	10
00	00	00	00	00	00
01	10	10	01	00	00
11	11	10	11	01	01
10	01	00	00	01	01

State table:

Present state	Next state	Stable state	Output
X1 X0 I1 I0	X1 X0	Yes/No	Z
0000	00	Yes	0
0001	00	Yes	0
0010	00	Yes	0
0011	00	Yes	0
0100	10	No	0
0101	10	No	0
0110	00	No	0
0111	01	Yes	0
1000	01	No	0
1001	00	No	0
1010	01	No	0
1011	00	No	0
1100	11	Yes	0

1101	10	No	0
1110	01	No	1
1111	11	yes	1

### Design of asynchronous sequential circuits:

#### Design steps:

construction of a primitive flow table from the statement. And intermediate step may include the development of a state diagram. Primitive flow table is reduced by eliminating redundant states by using state reduction techniques. State assignment is made the primitive flow table is realized using appropriate logic elements.

### DESIGN PROBLEMS:

Example:

Design a asynchronous sequential circuit with two inputs X and Y and with one output Z. Whenever Y is one, input X is transferred to Z. When Y is zero, the output does not change for any change in X.


Solution:

Primitive flow table:

Present state	Next state, output Z				
	For XY inputs				
	00	01	11	10	
A	A, , 0	B,-	-, -	C,-	
B	A,-		D,-	-, -	

		,0		
C	A,-	-, -	D,-	
D	-, -	B,-		E,1
E	F,-	-, -	D,-	
F		B,-	-, -	E,-

Merger graph for problem:



A,B,C  $\rightarrow$  S0


D,E,F  $\rightarrow$  S1

Reduced flow table:


Present state	Next state, output Z			
	For XY inputs			
	00	01	11	10
S0	$S0, 0$	$S0, 0$	$S1, -$	$S0, 0$
S1	$S1, 1$	$S0, -$	$S1, 1$	$S1, 1$

Transition table:

Present state	Next state, output Z			
	For XY inputs			
	00	01	11	10
0	$0, 0$	$0, 0$	$1, -$	$0, 0$
1	$1, 1$	$0, -$	$1, 1$	$1, 1$




K-map simplification:



0	0	0	1	0
1	1	0	1	1


$$F = F'Y'' + XY$$



0	0	0	X	0
1	1	0	1	1

$$Z = F'Y'' + XY$$

Logic diagram:



Example:

Design a circuit with inputs A and B to give an output  $x=1$  when  $AB=11$  but only if A becomes 1 before B, by drawing total state diagram, Primitive flow table and output map in which transient state is included.

Solution:

Primitive flow table:

Present state		Next state, output Z For XY inputs			
		00	01	11	10
A	A, , 0	B,-		-, -	
	A,-		B, , 0	D,-	-, -
B					

C	A,-	-,-	E,-	C, 0
D	-,-	B,-	,0	C,-
E	-,-	B,-	E, 1	C,0

State assignment:

A,B,D  $\rightarrow$  S0

C,E  $\rightarrow$  S1


Reduced flow table:

Present state	Next state, output Z For XY inputs			
	00	01	11	10
S0	S0, 0	S0, 0	S0, 0	S1,-
S1	S0,-	S0,-	S1, 1	S1, 0

Transition table:

Present state	Next state, output Z			
	For XY inputs			
	00	01	11	10
0	0, 0	0, 0	0, 0	1,-
1	0,-	0,1	1, 1	1, 0

K-map:



$$F+ = F + AB''$$

AB  
F

	00	01	11	10
0	0	0	0	X
1	X	1	1	0

$$Z = FB$$

Example:

An asynchronous sequential circuit is described by the following excitation and output function

$$Y = X_1 X_2 + (X_1 + X_2) Y$$

$$Z = Y$$


Draw the logic diagram of the circuit

Derive the transition table and output map

Describe the behavior of the circuit

Solution:



(i)




(ii) PRESENT STATE , NEXTSTATE, OUTPUT TABLE:

Present state	Next state	Stable total state	Output Z
X1X2Y	X1X2Y	YES/NO	
000	000	Y	0
001	000	N	0
010	010	Y	0
011	011	Y	1
100	100	Y	0
101	101	Y	1
110	111	N	1
111	111	Y	1

Transition table:



Output map:



0	0	0	0
1	-	1	1

(iii) The circuit gives carry output of the full adder circuit.

## PROGRAMMABLE LOGIC DEVICES, MEMORY AND LOGIC FAMILIES

### INTRODUCTION:

Memories are made up of registers. Each register in the memory is one storage location. Each location is identified by an address. Generally the total number of bits that a memory can store is its capacity. Each register consists of storage elements, each of which stores one-bit information. A storage element is called a cell. The data stored in a memory by a process called writing and are retrieved from the memory by a process called reading.


Classification of memories:

ROM ----→ MASKED ROM, PROM, EPROM, EEPROM

RAM ----→ STATIC RAM DYNAMIC RAM

### ROM ORGANIZATION:


It is a read only memory. We can read data from the memory we cannot write the data in the memory. I.e., it can hold data even if power is turned off. Generally ROM is used to store the binary codes for the sequence of instruction you want the computer to carry out and data as look up tables. The block diagram of ROM memory is shown in fig. It consists of  $n$  address lines and  $m$  output lines. Each bit combination of the address variable is called an address. Each bit combination that comes out of the output lines is called a data word. Hence, the number of bits per word is equal to the number of output lines,  $m$ ; an address is essentially a binary number that denotes one of the  $2^n$  memory locations. An output word can be selected by a unique address; since there are  $2^n$  distinct addresses in a ROM; there are  $2^n$  distinct words that are said to be stored in the unit.



### Masked ROM:

Mask programming is done by the manufacturing during last fabrication process of the unit. Once the memory is programmed, it cannot be changed. Most IC ROM's utilize the absence or absence of a transistor connection at a ROW/COLUMN junction to represent 0's and 1's.

### ROM cells:



## **PROM (programmable ROM)**

The PROM can be programmed electrically by the users but cannot be reprogrammed. In a PROM chip, the manufacturer includes a connection at every intersection of the grid of address and data lines. PROM's are widely used in the control of electrical equipment such as washing machines and electric ovens.

### **Fuse technology used in PROM:**

Metal links → Nichrom material → sufficient amount of current through it  
silicon links → narrow strips pf polycrystalline silicon → 20 to 30 mA current.  
P-N junction.

## **EPROM ( ERASABLE PROGRAMMABLE READ ONLY MEMORY)**

Erasable programmable ROM's use MOS circuity. They store 1's and 0's as a packet of charge in a buried layer of the Ic chip. EPROM's can be programmed by the user with a special EPROM programmer.

The important point is that we can erase the stored data in the EPROM's by exposing the chip to ultraviolet light through it's quartz window for 15 to 20 minutes. It is not possible to erase the selected data when erased the entire information is lost. The chip can be reprogrammed.

### **EPROM programming:**

When erased each cell in the EPROM contains 1 data is introduced by selectively programming 0's will be programmed, both 1's and 0's can be presented in the data.

EEPROM (Electrically erasable programmable read only memory)

OR

EAPROM (Electrically Alterable programmable read only memory)

EEPROM also use the MOS circuitry very similar to that of EPROM. Data is stored as charge or no charge on an insulated layer or insulated floating gate in the device. The insulating layer is made very thin (<200 Å). Therefore a voltage as low as 20 to 25 V can be used to move charges across the thin barrier in either direction for programming or erasing. EEPROM allows selective erasing at the register levels rather than erasing all data.

## **PROGRAMMABLE LOGIC DEVICES:**

Various combinational and sequential circuits are designed using logic gates and flip flops. To implement such combinational and sequential circuits , the designer has to interconnect several SSI and MSI chips by making connections to the IC packages.

Logic circuit can also be designed using Programmable logic device (PLD) that have all the gates necessary for a logic circuit design in a single package. In such devices, there are provisions to perform the interconnections of the gates internally so that the desired logic can be implemented.

There are two types of PLD

Programmable Array logic (PAL) (fixed AND , programmable OR)

Programmable Logic Array (PLA) (fixed OR , programmable AND)

Programmable Logic Array (PLA):

PLA is a type of fixed architecture logic devices with programmable AND gates followed by programmable OR gates. The PLA is used to implement a complex combinational circuit.

A PLA is similar to a ROM in concept except that it does not provide full decoding of the variables and does not generate all the minterms as in the ROM. Thus, in a PLA, the decoder is replaced by a group of AND gates, each of which can be programmed to produce a product (AND) terms of the input variables. The AND and OR gates inside the PLA are initially fabricated with fuses among them. The specific Boolean functions are implemented in SOP form by blowing appropriate fuses and leaving the desired connection. It is similar to reprogramming of ROM's. For this reason logic array is called a programmable logic array.

Problems:

EX.1


A combinational circuit is defined by the function

$$F1 = m(3,5,7)$$


$F2 = m(4,5,7)$  implement the circuit with a PLA having 3 inputs 3 products terms and two outputs.

Solution:

K map simplification




$$F1 = AC + BC$$



$$F2 = AB'' + AC$$

Implementation:



### **FIELD PROGRAMMABLE GATE ARRAY(FPGA):**

FPGA is a flexible architecture programmable logic devices. It is a very large scale integrated circuit constructed on a single piece of silicon. It consists of identical individually programmable rectangular modules. The modules are separated in both horizontal and vertical metallic conductors called channels. In addition, each module has vertical and horizontal conductors at its input and output that cross one or more of the channels. Each intersection between the horizontal and vertical conductors marked as a +, is a programmable link. These programmable links are used to interconnect the modules and also to program the individual modules.

## **UNIT V**

### **VHDL**

#### **INTRODUCTION:**

##### **VHDL**

V - VHSIC (Very High Speed Integrated Circuit)

H - Hardware

D - Description

L - Language

- Language to describe the structure and/or behaviour of digital hardware designs
- VHDL designs can be simulated and/or synthesized
- Two versions of VHDL have been standardized by the IEEE
  - VHDL87 ) IEEE-1076-1987
  - VHDL93 ) IEEE-1076-1993

#### **Features:**

Design may be decomposed hierarchically. Each design element has both a well defined interface and a precise functional specification. Concurrency, timing, and clocking can all be modeled. The logical operation and timing behavior of a design can be simulated.

#### **Program structure:**


##### **Entity:**

A VHDL entity is simplify a declaration of a modules input and outputs.


##### **Architecture :**

VHDL architecture is a detailed description of the module's internal behavior or structure.


### Wrapper concept:



### Hierarchical use:



VHDL program file structure:



Syntax of a VHDL entity declaration:

Entity entity-name is

Port (signal name: mode signal type;

.....

.....);

End entity-name

Syntax of a VHDL architecture declaration:

Architecture architecture-name of entity-name is

Type declaration

Signal declaration

Constant declaration

Function definition

Procedure definition

Component declaration

Begin

Concurrent statement

End architecture-name;

### **TYPES, CONSTANTS, ARRAYS:**

Vhdl predefined types:

bit	character	Severity level
bit_vector	integer	string
boolean	real	time

Predefined operators for VHDL's integer and Boolean types:]

Integer operators:

+	Addition
-	Subtraction
*	Multiplication
/	Division
mod	Modulo division
rem	Modulo remainder
abs	Absolute value
**	exponential

Boolean operators:

and	AND
or	OR
nand	NAND
nor	NOR
xor	EXCLUSIVE OR
xnor	EXCLUSIVENOR
not	COMPLEMENTATION

### **Syntax of VHDL types and constant declaration:**

type type\_name is (value list):

subtype subtype\_name is type\_name start to end;

subtype subtype\_name is type\_name start down to end;

constant constant\_name: type name := value;

syntax of VHDL array declaration:

type type-name is array (start to end ) of element-type;

```
type type-name is array (start down to end ) of element-type;  
type type-name is array (range type ) of element-type;  
type type-name is array (range-type start to end) of element-type;  
type type-name is array (range-type start down to end) of element-type;
```

example:

```
type monthly_count is array (1 to 12) of integer;  
type byte is array (7 down to 0) of std _logic;  
constant WORD_LEN: integer := 32;  
type word is array (WORD _LEN-1 downto 0) of STD_LOGIC;  
constant NUM_REGS: integer := 8
```

```
type reg_file is array (1 to NUM_REGS) of word;  
type statecount is array (traffic_light_state) of integer;
```

syntax of a VHDL function definition:

```
function function-name(  
    signal-names : signal-type;  
    signal-names : signal type;  
) return return-type is
```

Type declaration

Constant declaration

Variable declaration

Function declaration

Procedure definition

Begin

Swquential-statement

End function-name;

Example:

```
Architecture inhibit_archf of inhibit is
  function ButNot(A,B: bit) return bit is
    begin
      If B =“0“;
      else return „0“;
      end if;
    end ButNot;
    begin
      Z<= ButNot(X,Y);
    End Inhibit_archf;
```

## **LIBRARIES AND PACKAGES;**

A VHDL library is a place where the vhdl compiler stores information about a particular design project, including intermediate files used in the analysis, simulation, and synthesis of the design.

A vhdl package is a file containing definition of objects that can be used in other programs. The kinds of objects that can be put into a package include signal, type, constant, and procedure and components declaration.

## **Structural design elements:**

### **Syntax of a vhdl component declaration:**

Component component-name

Port (signal-names : mode signal-type;

.....)

end component;

**syntax of a vhdl for-generate loop:**

label: for identifier in range generate

concurrent statement

end generate;

example:

vhdl entity and architecture for an 8-bit inverter:

library IEEE;

use IEEE.std\_logic\_1164.all;

entity inv8 is

port( X : in STD\_LOGIC\_VECTOR(1 to 8);

Y : out STD\_LOGIC\_VECTOR (1 to 8);

end inv8;

architecture inv8\_arch of inv8 is

component INV port (I : in STD\_LOGIC; O: out STD\_LOGIC); end component;

begin

g1: for b in 1 to 8 generate

U1 : INV port map(X(b), Y(b));

end generate;

end inv8\_arch;

**subprograms:****procedures:****syntax:**

procedure identifier(parameter\_interface\_list) is

.....

Begin

.....

end

return statement in procedure:

syntax:

return\_statement (label:) return;

procedure parameters:

interface list

syntax

constant / variable/signal

identifier { ..... }: [mode] subtype\_indication [:= static\_expression]

mode .....> in /out/inout.

Call statements:

Ex.

Callprocess:p(s1,s2,val1);

Callprocess:process is

Begin

P(s1,s2,val);

Wait on s1,s2;

End process call\_process.

**Functions:**

Syntax:“

Function identifier

[ ..... ] return type\_mark is

.....

Begin

.....  
End

### **Data flow design elements:**

Several additional concurrent statements allow vhdl to describe a circuit in terms of the flow of data and operations on it within the circuit. This style is called a data flow description or dataflow design.

Syntax :

Signal-name <= expression;

Signal-name <= expression when Boolean-expression else

.....  
expression;

### **behavioral design elements:**

Behavioral design or behavioral description is one of the key benefits of hardware description language in general and VHDL in particular.

#### **Syntax of a VHDL if statement:**

If Boolean expression then sequential-statements

end if;

if Boolean-expression then sequential statement

else sequential-statements

end if;

.....  
.....  
end if;

#### **Syntax of a VHDL loop statement:**

Loop

Sequential-statement

.....

.....

End loop;

Syntax of a VHDL for loop statement:

for identifier in range loop

Sequential-statement

.....

End loop;

## **SEQUENTIAL CIRCUIT DESIGN WITH VHDL**

Clocked circuits:

Ex.

Behavioural modeling for a positive edge triggered d flip flop:

Library ieee;

Use ieee.std\_logic\_1164.all;

Entity vposdff is

Port( clk,clr,d : in STD\_Logic;

                  Q : out std\_logic);

End vposdff;

Architecture vposdff\_arch of vposdff is

Begin

Process (clk,clr)

Begin

If clr = "1" then q <= "1" then q <= d;

End if;

End process;

End vposdff\_arch.

## TEST BENCHES:

A test bench specifies a sequence of inputs to be applied by the simulator to an HDL- based design, such as a VHDL entity. The entity being tested is often called the unit under test (UUT).

VHDL programs:

### 8 bit adder:

Library IEEE;

Use IEEE.std\_logic\_1164.all;

Use IEEE.std\_logic\_arith.all;

Entity vadd is

port(

A,B : in UNSIGNED (7 down to 0);

C : in SIGNED (7 down to 0);

D : in STD\_LOGIC\_VECTOR (7 down to 0);

S :out UNSIGNED (8 down to 0);

T :out SIGNED (8 down to 0);

U :out SIGNED (7 down to 0);

V :out STD\_LOGIC\_VECTOR (8 down to 0)

);

End vadd;

Architecture vadd\_arch of vadd is

Begin

S<= („0“& A) + („0“ & B);

T <= A+C;

```
U <= C + SIGNED (D);  
V <= C – UNSIGNED (D);  
End vadd_arch;
```

### **Full adder:**

```
Library IEEE;  
Use ieee.std_logic_1164.all;  
Entity fulladder is  
Port (A,B,Cin : in std_logic ;  
      Sum,carry : out std_logic);  
End fulladder;
```

Architecture adder\_arch of full adder is

```
Begin  
Sum<= A xor B xor Cin;  
Carry <= (A and B) or (B and Cin) or (Cin and A);  
End;
```

### **4:1 multiplexer:**

```
Library ieee;  
Use ieee.std_logic_1164.all;  
Entity mux is  
Port(s1,s0,d0,d1,d2,d3: in std _logic;  
      Y : out std_logic );  
End mux;
```

Architecture arch\_mux of mux is

```
Begin
```

```
Y <= ((not S1) and (not s0) and d0) or ((not s1) and s0 and d1) or (s1 and (not s0) and d2 or (s1 and s0 and d3);
```

```
End arch_mux;
```

#### **1:4 demultiplexer:**

```
Library ieee;
```

```
Use ieee.std_logic_1164.all;
```

```
Entity demux is
```

```
Port(d,s1,s0: in std_logic;
```

```
Y0,y1,y2,y3: out std_logic);
```

```
End demux;
```

```
Architecture demux_arch of demux is
```

```
Begin
```

```
y0 <= d and (not s1) and (not s0);
```

```
y1 <= d and (not s1) and (s0);
```

```
y2 <= d and (s1) and (not s0);
```

```
y3 <= d and (s1) and (s0);
```

```
end;
```

#### **SR flip flop:**

```
Library ieee;
```

```
Use ieee.std_logic_1164.all;
```

```
Entity srff1 is
```

```
Port(s,r : in std_logic; q,nq : inout std_logic);
```

```
end srff1;
```

```
architecture srff_arch of srff1 is begin
```

```
q <= r nor nq;
```

```
nq <= s nor q;
```

```
end;
```

### **clocked SR flip flop:**

```
library ieee;
```

```
use ieee.std_logic_1164.all;
```

```
entity clksr is
```

```
port(s,r,clk : in std_logic;
```

```
    m,n : inout std_logic;
```

```
    q,nq: inout std_logic);
```

```
ends clksr;
```

```
architecture clksr_arch of clksr is
```

```
component srff1 is
```

```
port(s,r : in std_logic;
```

```
    q,nq : inout std_logic);
```

```
end component;
```

```
begin
```

```
    m<= s and clk;
```

```
    n <= r and clk;
```

```
    a1 : srff1 port map(m,n,q,nq);
```

```
end;
```

### **d flip flop:**

```
library ieee;
```

```
use ieee.std_logic_1164 all;
```

```
entity dfff1 is
```

```

port(d,clk,reset: in std_logic;
      q: out std_logic);

end dfff1;

architecture arch_dflipflop of dfff1 is

begin

process (clk)
begin

if (clk"event and clk = "1") then

if reset = "0" then

q<= ,0";

else

q<=d;

end if;

end if;

end process;

end;

```

#### **4-bit asynchronous/ripple counter:**

```

Library ieee;

Use ieee.std_logic_1164.all;

Entity ripple_counter is

Port(vcc,clk,reset : in std_logic;
      q,nq: inout std_logic_vector (0 to 3));

end ripple_counter;

architecture arch_ripple_counter of ripple_counter is

component jkff1 is

```

```
port( j,k,clk,reset: in std_logic;  
      q,nq: inout std_logic);  
end component;  
  
begin  
a:jkff1 port map (vcc,vcc, clk,reset, q(0),nq(0));  
b: jkff1 port map (vcc,vcc, q(1),reset, q(1),nq(1));  
c:jkff1 port map (vcc,vcc, q(2),reset, q(2),nq(2));  
d: jkff1 port map (vcc , vcc , q(3),reset, q(3),nq(3));  
end;
```

